• Àüü
  • ÀüÀÚ/Àü±â
  • Åë½Å
  • ÄÄÇ»ÅÍ
´Ý±â

»çÀÌÆ®¸Ê

Loading..

Please wait....

±¹³» ³í¹®Áö

Ȩ Ȩ > ¿¬±¸¹®Çå > ±¹³» ³í¹®Áö > Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Çѱ¹Á¤º¸Åë½ÅÇÐȸ ³í¹®Áö (Journal of the Korea Institute of Information and Communication Engineering)

Current Result Document :

ÇѱÛÁ¦¸ñ(Korean Title) Xilinx FPGA¿ë PCI express ±¸Çö ¹× ¼º´É ºÐ¼®
¿µ¹®Á¦¸ñ(English Title) Implementation and Performance Evaluation of PCI express on Xilinx FPGA
ÀúÀÚ(Author) ÀÌ Áø   Jin Lee  
¿ø¹®¼ö·Ïó(Citation) VOL 22 NO. 12 PP. 1667 ~ 1674 (2018. 12)
Çѱ۳»¿ë
(Korean Abstract)
Çϵå¿þ¾î °¡¼Ó±â¸¦ »ç¿ëÇÏ¿© ´Ù¾çÇÑ ½Ç½Ã°£ °è»êÀ» ÇÏ´Â ¿©·¯ °øÇÐ/°úÇÐ ºÐ¾ß¿¡¼­ ¸¹Àº °æ¿ì¿¡ FPGA¿Í È£½ºÆ® ÄÄÇ»Å͸¦ PCI express(PCIe)·Î ¿¬°áÇÏ´Â ½Ã½ºÅÛ ±¸¼ºÀÌ ¿ä±¸µÈ´Ù. ÇÏÁö¸¸, ÃÊ´ç ¼ö ±â°¡¹ÙÀÌÆ®ÀÇ µ¥ÀÌÅ͸¦ ÁÖ°í ¹Þ´Â °í¼Ó ÀÎÅÍÆäÀ̽ºÀÎ PCIeÀÇ ±¸ÇöÀº Çϵå¿þ¾î °¡¼Ó±â °³¹ßÀÇ °¡Àå Å« ¾î·Á¿ò Áß¿¡ ÇϳªÀÌ´Ù. »ó¿ë Á¦Ç°°ú ³í¹®À» ÅëÇؼ­ ¿©·¯ PCIe IP ¼Ö·ç¼ÇÀ» ãÀ» ¼ö ÀÖÁö¸¸, °í°¡ÀÇ ºñ¿ëÀ» ÁöºÒÇؼ­ ±¸¸ÅÇϰųª, º°µµÀÇ ½Ã°£°ú ³ë·ÂÀ» ÅõÀÚÇؼ­ PCIe¸¦ ±¸ÇöÇØ¾ß ÇÑ´Ù. µû¶ó¼­, Xilinx»çÀÇ FPGA¸¦ ±â¹ÝÀÇ Çϵå¿þ¾î °¡¼Ó±â¸¦ ±¸ÇöÇÒ ¶§´Â Xilinx»ç¿¡¼­ ¹«·á·Î Á¦°ø ÇÏ´Â XDMA PCIe IP¸¦ »ç¿ëÇÏ´Â °ÍÀÌ °³¹ß ±â°£ ¹× ºñ¿ë ´ÜÃàÀ» À§ÇÑ ÃÖ¼±ÀÇ ¼±ÅÃÀÌ µÉ ¼ö ÀÖ´Ù. ÀÌ·¯ÇÑ ÀÌÀ¯·Î º» ³í¹®¿¡¼­´Â Xilinx»çÀÇ PCIe IPÀÇ ¼º´É Æò°¡¸¦ À§ÇØ Zynq-7000 FPGA°³¹ßº¸µå¿Í Windows 10 È£½ºÆ® ÄÄÇ»ÅÍ·Î Æò°¡ ½Ã½ºÅÛÀ» ±¸¼ºÇÏ°í, PCIe IPÀÇ ±¸¼º ÆĶó¹ÌÅÍ¿¡ ÀÇÇÑ Àü¼Û ¼Óµµ ¼º´É º¯È­¿¡ ´ëÇØ Æò°¡ ºÐ¼®ÇÑ´Ù.
¿µ¹®³»¿ë
(English Abstract)
Recently, speeding up real time calculation using the specialized hardware accelerator is often used in the various engineering and science area, and the accelerators are required to include PCI express interconnection between FPGA and a host computer. The implementation of the high speed PCIe for the multi-giga bytes per second transmission is one of the most difficult issue in the development of the accelerators. There are several commercialized IP solutions and research results in the literature, but these solutions are required extra cost and design period to analyze the detailed implementation method. For the hardware accelerator on Xilinx FPGA, utilizing Xilinx¡¯s XDMA PCIe IP ,which is provided without extra charge, can be the best solution in terms of the development period and cost. Consequently, this paper presents the evaluation system on Zynq-7000 FPGA and Windows 10 host computer, and analyze the performance of the PCIe IP with various configuration parameters.
Å°¿öµå(Keyword) PCI express   FPGA   DMA   ¼º´É   Performance  
ÆÄÀÏ÷ºÎ PDF ´Ù¿î·Îµå